

(12) UK Patent Application (19) GB (11) 2 160 685 A

(43) Application published 24 Dec 1985

(21) Application No 8512816

(22) Date of filing 21 May 1985

(30) Priority data

(31) 8414109

(32) 2 Jun 1984

(33) GB

(51) INT CL⁴

G06F 7/00

(52) Domestic classification

G4A KB1

U1S 2283 G4A

(56) Documents cited

None

(58) Field of search

G4A

(71) Applicant

International Computers Limited (United Kingdom),
ICL House, Putney, London SW15 1SW

(72) Inventor

Eric Baddiley

(74) Agent and/or Address for Service

D C Guyatt,
ICL Patent Services, Cavendish Road, Stevenage,
Herts SG1 2DY

(54) Data reorganisation apparatus

(57) Data reorganisation apparatus comprises a double buffer arrangement (20,21) in which data is written into each buffer by rows and is read out by columns. The inputs and outputs of the buffers are time-division multiplexed, which reduces the required width of each buffer by the product of the input and output multiplexing factors. The apparatus can be used for corner turning of image data e.g. receiving data in sub-frame order and reorganising it into scan-line order for display.




Fig. 2.

GB 2 160 685 A

1/5




FIG. 1.




FIG. 5.




FIG. 2.

3/5




FIG. 3.




FIG. 4.




FIG. 6.

SPECIFICATION

Data re-organisation apparatus

5 This invention relates to data re-organisation apparatus. 5

The invention is particularly although not exclusively concerned with re-organisation of image data. When processing image data, it is often convenient to divide each image frame into a number of sub-frames of a size more convenient for processing. However, in order to display the data, it is necessary to output the data as a sequence of scan lines. This involves re-

10 organising the data, since each sub-frame contains portions of a number of different scan lines and, conversely, each line is divided among a number of different sub-frames. 10

This data re-organisation operation, for converting between the sub-frame order and the scan-line order, is sometimes referred to as corner turning since, as will be shown, it is equivalent to writing the data into a three-dimensional address space as a first set of parallel planes and then reading it from the address space as a second set of parallel planes at right angles to the first set. 15

This corner-turning may be performed using a buffer store having a width equal to the product of the sizes of the input and output data words. (By the width of a store is meant the number of bit positions which can be accessed in parallel for reading or writing). For example, if 20 the input and output data are both in the form of 32-bit words, then the corner-turning buffer would have a width equal to $32 \times 32 = 1024$ (1K) bit positions. These 1K bit positions are logically organised as a 32×32 array. Input data words are written into the rows of the array, and output data words are read out of the columns, to achieve the desired corner-turning. 20

However, this method of corner-turning requires a very wide buffer store, which in turn requires a large number of memory components. For example, if 4-bit-wide RAM components are used, a total of 256 such components are required to provide a 1K-bit wide store. 25

The object of the present invention is to alleviate this problem so as to reduce the required number of memory components.

30 *Summary of the invention* 30

According to the invention there is provided data reorganisation apparatus comprising:

- (a) a buffer store having a width equal to $p \times q$ bit positions, these positions being logically arranged in rows and columns with p bits per row and q bits per column,
- (b) multiplexing means for receiving a succession of input data words each of $n \times p$ bits and
- 35 converting these into a succession of p -bit groups at n times the clock rate of the input words, 35
- (c) input means for writing each p -bit group into a selected row of bit positions in the buffer store,
- (d) output means for reading a succession of q -bit groups from selected columns of bit positions in the buffer store, and
- 40 (e) demultiplexing means for assembling the q -bit groups read from the buffer store into $m \times q$ -bit words at one m th the clock rate of the q -bit groups, wherein p, q, n and m are all integers greater than one. 40

It can be seen that the apparatus in accordance with the invention handles input and output words of $n \times p$ and $m \times q$ bits respectively, using a buffer store which is only $p \times q$ bits wide. In 45 comparison, the basic corner-turning arrangement described above would require a buffer store of width $n \times p \times m \times q$. In other words, the invention reduces the required width of the buffer by a factor of $n \times m$, with a corresponding saving in the number of components. 45

This saving is achieved by increasing the clock rate at which the buffer operates relative to the input and output clock rates: the buffer must operate n times faster than the input data when 50 writing to the buffer, and m times faster than the output data when reading. However, this is in general a favourable trade-off since the speed of the buffer increases only linearly with n (or m) whereas the width of the buffer decreases as the product $n \times m$. 50

For example, in a particular embodiment of the invention to be described below, the apparatus handles input and output data words of 32 bits, using a buffer store 64 bits wide; 55 that is, $p = q = 8$ and $n = m = 4$. In this case, the width of the buffer store is reduced by a factor of 16 compared with the basic arrangement described above, whereas the speed of the buffer is increased by a factor of four. 55

One data re-organisation apparatus in accordance with the invention will now be described by way of example with reference to the accompanying drawings. 60

60 *Brief description of the drawings* 60

Figure 1 is a block diagram of apparatus for processing image data, including a data re-organisation unit in accordance with the invention.

Figures 2, 3 and 4 show the data re-organisation unit in detail.

65 Figure 5 is a schematic diagram showing the logical address space of the data re-organisation 65

unit.

Figure 6 illustrates a modification of part of the re-organisation unit.

Description of an embodiment of the invention

5 Fig. 1 shows apparatus for processing image data. The apparatus includes an array processor 10, consisting of 1024 processing elements (PE) connected together in rows and columns to form a 32×32 array. All the processing elements are operable in parallel, under control of a single stream of control signals from a common control unit (not shown). Each processing element contains a single-bit arithmetic and logic unit, and has a $16K \times 1$ bit memory. The 10 memories in the array processor form a three-dimensional store, having 16K individually addressable planes, each plane consisting of an array of 32×32 bits, one in each PE. Any selected plane can be read out, over a 32-bit highway 11. 10

Details of the array processor 10 form no part of the present invention and so will not be described further. The array processor 10 may, for example, be similar to that described in U.S. 15 Patent No. 3, 979,728. 15

Input data for the array processor 10 can be supplied by a video input device 12, such as a camera, and output data from the array processor can be fed to a video display device 13.

The video input and output devices handle the image data in the form of a series of video frames. Each frame consists of 1024 horizontal scan lines, each line containing 1024 picture elements (pixels). Each pixel may be encoded as a single bit (for black-and-white images) or as a plurality of bits (for grey-scale or colour images). For simplicity, only the black-and-white case will be considered here; it will be appreciated by those skilled in the art that the invention is equally applicable to the processing of grey-scale or colour images. 20

For the purpose of processing, each frame is divided into a plurality of sub-frames, each of which consists of an array of 32×32 pixels. Each of those sub-frames can therefore be mapped directly on to the 32×32 array of processing elements PE, with one pixel per processing element. Successive sub-frames are stored in successive memory planes in the array processor, allowing it to operate on any part of the image as required. 25

Input data from the video input device 12 to the array processor 10, and output data from the processor to the video display device 13, pass through a data re-organisation unit 14. This re-organises the data as will be described so as to convert it between the scan-line format required by the video devices, and the sub-frame format required by the array processor. 30

Data re-organisation unit

35 Referring to Fig. 2, this shows the data re-organisation unit 14 in detail. 35

The unit comprises two buffer stores 20,21 which are used alternately for reading and writing, so as to provide a double buffer arrangement. The buffers are controlled by a selection signal SEL so that when $SEL = 1$, buffer 20 is selected for writing and buffer 21 for reading, and when $SEL = 0$, buffer 20 is used for reading and buffer 21 for writing.

40 Each buffer 20,21 consists of sixteen random-access memory (RAM) components 22. Each RAM 22 contains 512 individually addressable locations and has four bit positions, i.e. each location contains four bits which can be written or read in parallel. In other words, each RAM is four bits wide, and therefore each buffer 20,21 has an overall width of $16 \times 4 = 64$ bit positions. These 64 bit positions are logically organised as shown as square array having eight rows and eight columns. All the RAMs in the buffer 20 are addressed in parallel by a nine-bit address A0-A8 which selects one of the 512 locations in each RAM. Similarly, the buffer 21 is addressed by a nine-bit address A'0-A'8. 45

The data re-organisation unit 14 receives input data words on a 32-bit wide path 23, from either the array processor 10 or the video input device 12. These words are multiplexed down to an 8-bit wide path 24, by means of a multiplexing switch 25. The path 24 therefore carries a stream of eight-bit bytes at a clock rate four times that of the input data words. This path is connected in parallel to both buffers 20,21. 50

Buffer 20 has a decoder 26 which is enabled when $SEL = 1$, i.e. when this buffer is selected for writing. Similarly, buffer 21 has a decoder 27 which is enabled when $SEL = 0$. The currently enabled decoder 26 or 27 decodes three control bits W0, W1, W2 to produce a write enable signal which selects one row of bit positions in the associated buffer (e.g. the row indicated by X---X in Fig. 2). This causes the input data byte on path 24 to be written into the selected row. 55

Referring now to Fig. 3, reading from the buffers 20,21 is controlled by three bits S0,S1,S2. Bit S2 is decoded along with the selection signal SEL in a decoder 30 to produce one of four output enable signals OE1-OE4 as follows: 60

	SEL	S2	Output
5	0	1	OE1
	0	1	OE2
	1	0	OE3
	1	1	OE4

- 10 The signals OE1 and OE2 are connected to the output enable terminals of the two columns of RAMs in buffer 20, and the signals OE3 and OE4 are connected to the output enable terminals of the two columns of RAMs in buffer 21. The data outputs of the RAMs are connected to eight 4:1 switches 31, controlled by the bits S0,S1. These switches select one bit position from each 15 RAM.
- 15 Thus, it can be seen that SEL selects one of the buffers 20,21 for reading, S2 selects one column of RAMs within that buffer, and S0, S1 select one column of bit positions (such as that represented by X--X in Fig. 3) from the selected column of RAMs. The bits are read out on an 8-bit output path 32.
- 20 The path 32 is connected in parallel to the data inputs of four 8-bit registers 33. These registers are clocked in turn by signals from a decoder 34, so as to assemble each group of four successive bytes into a 32-bit word. In other words, the registers 33 demultiplex the data, converting it from a succession of 8-bit bytes into 32-bit words at one quarter of the clock rate of the bytes. The output of the registers 33 is fed either to the video display 13 or to the array 25 processor 10.
- 25 Referring now to Fig. 4, the buffers 20,21 are controlled by two 12-bit counters 40,41. The bits of each counter are numbered 0-11 where bit 0 is the least significant bit. Bits 2,3,4,5,6,0,1,10,11 of counter 40 supply a write address WA0-WA8, while bits 7,8,9 supply the control signals W0,W1,W2. Similarly, bits 2,3,4,5,6,10,11,0,1 of counter 41 supply a read address RA0-RA8, while bits 7,8,9 supply the control signals S0,S1,S2.
- 30 The read and write addresses are connected to the inputs of a switching circuit 42, which is controlled by the signals SEL. When SEL = 1, the switching circuit takes the positions as shown, so that the address A0-A8 for buffer 20 is supplied by the write address WA0-WA8 while the address A'0-A'8 for buffer 21 is supplied by the read address RA0-RA8. When SEL = 0 the circuit 42 is switched over so that these connections are reversed.
- 35 Bits WA5,WA6 also provide the control for the multiplexing switch 25 (Fig. 2) and bits RA7,RA8 provide the control for the demultiplexing registers 33 by way of decoder 34 (Fig. 3). The counter 40 is incremented by a clock signal C.IN which has a frequency equal to four times the input data word rate. Similarly, the counter 41 is incremented by a clock signal 40 C.OUT at a frequency four times the desired output data word rate.
- 40 When the counter 40 reaches its maximum count value (all ones) it stops and produces a signal FULL which indicates that the buffer which is currently being used for writing is now full. Similarly, when the counter 41 reaches its maximum count value, it stops and produces a signal EMPTY which indicates that the buffer which is currently being used for reading is now empty.
- 45 When both these signals are true, an AND gate 43 is enabled, and this switches a bistable circuit 44 into its opposite state so as to complement the value of SEL. This reverses the roles of the two buffers so that the buffer which has just been written to is now selected of reading the vice versa.
- 50 The AND gate 43 also produces a LOAD signal which causes preset values from two five-bit registers 45,46 to be loaded into bits 7-11 of the respective counters 40,41, the remaining bits 0-6 being reset to zero. These preset values allow the re-organisation unit to handle words of different sizes if required. For handling 32-bit input and output words, both the preset values are zero; for smaller word sizes, they are set to non-zero values.
- 55 **Operation**
- It can be seen that each buffer 20,21 contains a total of 32K bits (i.e. 16 RAMs each with 512×4 bits). The bits are regarded as being logically arranged in a $32 \times 32 \times 32$ cube as shown in Fig. 5. (This Figure relates to the buffer 20; buffer 21 is similar except that it has address bits A'0-A'8 instead of A0-A8).
- 60 As shown, the x-dimension of this address space is addressed by bits S0,S1,S2,A5,A6, where bits A5,A6 specify one of four vertical layers, and bits S0,S1,S2 specify one vertical plane of bits within this layer. The y-dimension is addressed by bits A0-A4. The z-dimension is addressed by bits W0,W1,W2,A7,A8, where bits A7,A8 specify one of four horizontal layers, and bits W0,W1,W2 specify one horizontal bit plane within this layer.
- 65 When writing data into buffer 20, each byte is written horizontally in this address space,

parallel to the x-axis, into a location specified by A0-A8 and W0-W2. As can be seen from Fig. 4, when writing to the buffer 20, bits A5,A6 come from the least significant end of counter 40, bits A0-A4 from the middle, and bits W0,W1,W2,A7,A8 from the most significant end. Thus, the bits A5,A6 are incremented for each byte, so that successive bytes are written into

5 successive byte locations along the direction of the x-axis. A complete 32-bit word is therefore 5 written along a row parallel to the x-axis. The bits A0-A4 are incremented for each word, so that successive words are written into successive rows in the direction of the y-axis. A complete 32 x 32 plane of data is therefore built up parallel to the x-y plane. Successive data planes are written in the direction of the z-axis, as the bits W0,W1,W2,A7,A8 are incremented.

10 When reading from the buffer 20, each byte is written vertically, parallel to the z-axis, into a 10 location specified by the bits A0-A8 and S0-S2. As seen from Fig. 4, when reading from the buffer, the bits A7,A8 are derived from the least significant end of the counter 41, bits A0-A4 from the middle, and bits S0,S1,S2,A5,A6 from the most significant end. Thus, the bits A7,A8 are incremented for each byte, so that successive bytes are read from successive byte locations

15 15 along the direction of the z-axis. A complete 32-bit word is therefore read from a column parallel to the z-axis. The bits A0-A4 are incremented for each word so that successive words are read out from successive columns in the direction of the y-axis. In this way, a complete plane of data parallel to the y-z plane is read out. Successive data planes in the direction of the x-axis are read out as the bits S0,S1,S2,A5 and A6 are incremented.

20 In summary, data is written into the buffer as a sequence of planes parallel to the x-y plane, and is then read out as a sequence of planes parallel to the y-z plane (i.e. at right angles to the first planes). This enables the buffer to act as a corner-turning buffer for re-organising data.

In the system shown in Fig. 1, data from the array processor 10 is received by the buffer in sub-frame order, and successive sub-frames are therefore written into the buffer in successive

25 x-y planes. When the buffer is full, it contains a complete row of sub-frames, consisting of 32 25 complete scan lines. The data is then read out of successive y-z planes. Each of these planes contains the 1024 bits making up a single scan line. Thus the output data is in the correct order for feeding to the video display 13. The operation of the buffer is similar for data passing between the video input device 12 and the array processor 10.

30 *Variable sequence generator* 30

The arrangement described above may be modified by replacing the counters 40,41 and the switch 432 by a pair of variable address sequence generators, one for each buffer. Fig. 6 shows the generator for buffer 20; that for buffer 21 is identical except that it is controlled by the

35 inverse of SEL, and produces the address bits A'0-A'8 instead of A0-A8. 35

The variable sequence generator comprises a programmable read-only memory (PROM) 60 and two counters 61,62 which produce two five-bit counts A and B. The PROM has 512 individually addressable locations, each of which holds six bits, providing six output signals X,D,C,AE,BE and F. Bits C and D provide two single-bit counts which can be combined to act as

40 a two-bit count. Bit X acts as the carry-out for the two-bit count. Bits AE and BE are connected 40 to the enable inputs EN of the counters 61,62 so that whenever one of those bits is true the corresponding count A or B is incremented at the next clock beat. Bit F provides an output signal FINISH indicating the end of the address sequence.

The sequence generator receives a 12-bit preset start address from a register 63. This controls

45 the length of the generated address sequence, in the same way as registers 45,46 in Fig. 4. 45

The generator also receives a 5-bit sequence number SEQ which selects a particular sequence. The PROM 60 is addressed by a nine-bit address. The first two bits C',D' of this address are supplied by a two-way switch 64 controlled by bit X. When X = 0, the switch is in the position shown and hence selects bits C,D. When X = 1, the switch is set into the opposite position and

50 therefore selects two preset bits from the register 63. The next two address bits are supplied 50 by carry out signals AC,BC from the counters 62,62. The remaining five address bits are supplied by the sequence number SEQ.

The carry-out signals AC,BC are also fed to the load terminals LD of the respective counters 61,62 so that, whenever one of these counters overflows, it is reloaded with preset bits from

55 the register 63. 55

It can be seen that the sequence generator provides two five-bit counts A,B and two single bit counts C and D. By suitable programming the PROM 60, these four counts can be assembled in various different ways to form a single 12-bit count. For example, it may be desired to assemble the counts in the order A,D,C,B where A provides the least significant 5 bits of the 12-bit count

60 and B provides the most significant five bits. 60

This count sequence can be achieved by programming the first 16 locations of the PROM 60 as shown in Table I below.

TABLE I

	<u>Inputs</u>				<u>Outputs</u>						
	AC	BC	C'	D'	AE	BE	C	D	X	F	
5	0	0	0	0	1	0	0	0	0	0	5
10	0	0	0	1	1	0	0	1	0	0	10
	0	0	1	0	1	0	1	0	0	0	
15	0	0	1	1	1	0	1	1	0	0	15
	0	1	0	0	1	0	0	0	0	0	
	0	1	0	1	1	0	0	1	0	0	
20	0	1	1	0	1	0	1	0	0	0	20
	0	1	1	1	1	0	1	1	0	0	
25	1	0	0	0	1	0	0	1	0	0	25
	1	0	0	1	1	0	1	0	0	0	
30	1	0	1	0	1	0	1	1	0	0	30
	1	0	1	1	1	1	0	0	1	0	
	1	1	0	0	1	0	0	1	0	0	
35	1	1	0	1	1	0	1	0	0	0	35
	1	1	1	0	1	0	1	1	0	0	
40	1	1	1	1	1	1	0	0	1	1	40

It can be seen that the output AE is always equal to 1. Hence, the counter 61 is always enabled so that count A is incremented at each clock beat. This is necessary since count A represents the least significant bits of the count sequence.

When count A overflows, AC is true and it can be seen from Table I that this causes the value of D to reverse i.e. each location with $AC = 1$ has D equal to the complement of D'. Similarly, if both AC and D' are true, then the value of C is reversed. The effect of this is to cause the two bits C,D to step through the count sequence 00,01,10,11; i.e. the bits C,D provide a two-bit count driven by the carry-out of count A.

When AC, C' and D' are all true, the output signal BE is produced, and this causes count B to be incremented. Also, the signal X is produced, which causes the signals C',D' to be selected from the preset inputs, rather than from C and D; this causes the count C,D to be re-initialised at the specified preset value.

When AC, BC, C' and D' are all true, the output signal F is produced, indicating the end of the sequence.

Referring again to Fig. 6, this also shows the way in which the address bits A0-A8 for the buffer 20 are derived from the output of the sequence generator. Address bits A0-A4 are obtained from the counter 62. Address bits A5,A6 and A7,A8 are selected by switches 65,66, both of which are controlled by the signal SEL. When SEL = 1, the switches are set in the position shown, so that A5 and A6 are supplied by C and D, and A7,A8 are supplied by the two least significant bits of counter 61. When SEL = 0, the switches 65,66 are set into the opposite position, so that A5,A6 now come from counter 61 and A7,A8 are supplied by C and D. The three most significant bits of counter 61 provide the bits W0,W1,W2 and S0,S1,S2.

It will be appreciated that many other modifications to the system described above may be made without departing from the scope of the invention. For example, the buffers 20,21 may be organised at 16×4 arrays of bit positions instead of as 8×8 arrays. This would allow higher rates of data transfer into (or out of) the buffers than in the opposite direction.

CLAIMS

1. Data reorganisation apparatus comprising:
 - (a) a buffer store having a width equal to $p \times q$ bit positions, these positions being logically arranged in rows and columns with p bits per row and q bits per column,
 - (b) multiplexing means for receiving a succession of input data words each of $n \times p$ bits and converting these into a succession of p -bit groups at n times the clock rate of the input words,
 - (c) input means for writing each p -bit group into a selected row of bit positions in the buffer store,
 - (d) output means for reading a succession of q -bit groups from selected columns of bit positions in the buffer store, and
 - (e) demultiplexing means for assembling the q -bit groups read from the buffer store into $m \times q$ -bit words at one m th the clock rate of the q -bit groups, where p,q,n and m are all integers greater than one.
2. Apparatus according to Claim 1 wherein the buffer store comprises a plurality of random-access memory (RAM) components each having a plurality of addressable locations and each location containing a plurality of bits which can be accessed in parallel, wherein the number of RAM components times the number of bits in each RAM location equals pxq .
3. Apparatus according to Claim 2 wherein all the RAM components in the buffer are addressed in parallel so as to select a corresponding location in each RAM component.
4. Apparatus according to Claim 3 including means for generating a write address, means for generating a read address, and switching means for selectively applying either the write address or the read address to the RAM components in the buffer.
5. Apparatus according to Claim 4 wherein said multiplexing means is controlled by a predetermined portion of said write address.
6. Apparatus according to Claim 4 or 5 wherein said demultiplexing means is controlled by a predetermined portion of said read address.
7. Apparatus according to any one of Claims 4 to 6 wherein the means for generating the write address comprises a first counter, predetermined bits of which provide said write address, and further bits of which provide a control signal for selecting the row of bit positions into which the p -bit group is to be written.
8. Apparatus according to Claim 7 wherein the means for generating the read address comprises a second counter, predetermined bits of which provide said read address, and further bits of which provide a control signal for selecting the column of bit positions from which the q -bit group is to be read.
9. Apparatus according to any preceding Claim including a second buffer store which operates in conjunction with the first-mentioned buffer store to provide a double buffer arrangement in which data is written into the first buffer while it is being read from the second and vice versa.

10. Apparatus according to Claim 9 when dependent upon Claim 4 wherein said switching means is operable to apply the write address to either buffer store and to apply the read address to the other buffer store.

11. Apparatus according to Claim 10 including means for operating the switching means so as to reverse the application of the read and write addresses to the buffer stores upon detecting that a predetermined number of p-bit groups has been written into the buffer store currently addressed by the write address and a predetermined number of q-bit groups has been read from the other buffer store. 5

12. Data reorganisation apparatus substantially as hereinbefore described with reference to Figs. 2 to 4 of the accompanying drawings. 10

13. Data reorganisation apparatus substantially as hereinbefore described with reference to Figs. 2,3 and 5 of the accompanying drawings.

14. Image processing apparatus comprising
(a) means for processing image data in sub-frame order,
(b) means for displaying image data in scan-line order, and
(c) data reorganisation apparatus according to any preceding claim, connected between the processing means and the displaying means, for converting between said sub-frame and said scan-line order for display. 15

Original document

Data reorganisation apparatus

Publication number: GB2160685

Publication date: 1985-12-24

Inventor: BADDILEY ERIC

Applicant: INT COMPUTERS LTD

Classification:

- international: **G06F7/78; G06T1/60; G09G1/16; G06F7/76; G06T1/60; G09G1/16;** (IPC1-7): G06F7/00

- european:

Application number: GB19850012816 19850521

Priority number(s): GB19850012816 19850521; GB19840014109 19840602

[View INPADOC patent family](#)

[Report a data error here](#)

Abstract of **GB2160685**

Data reorganisation apparatus comprises a double buffer arrangement (20,21) in which data is written into each buffer by rows and is read out by columns. The inputs and outputs of the buffers are time-division multiplexed, which reduces the required width of each buffer by the product of the input and output multiplexing factors. The apparatus can be used for corner turning of image data e.g. receiving data in sub-frame order and reorganising it into scan-line order for display.




Fig. 2.

Description of GB2160685

SPECIFICATION

Data re-organisation apparatus

This invention relates to data re-organisation apparatus.

The invention is particularly although not exclusively concerned with re-organisation of image data. When processing image data, it is often convenient to divide each image frame into a number of sub-frames of size more convenient for processing. However, in order to display the data, it is necessary to output the data as a sequence of scan lines. This involves reorganising the data, since each sub-frame contains portions of a number of different scan lines and, conversely, each line is divided among a number of different sub-frames.

This data re-organisation operation, for converting between the sub-frame order and the scan line order, is sometimes referred to as corner turning since, as will be shown, it is equivalent to writing the data into a three-dimensional address space as a first set of parallel planes and then reading it from the address space as a second set of parallel planes at right angles to the first set.

This corner-turning may be performed using a buffer store having a width equal to the product of the size of the input and output data words. (By the width of a store is meant the number of bit positions which can be accessed in parallel for reading or writing). For example, if the input and output data are both in the form of 32-bit words, then the corner-turning buffer would have a width equal to $32 \times 32 = 1024$ (1 K) bit positions. These 1 K bit positions are logically organised as a 32×32 array. Input data words are written into the rows of the array, and output data words are read out of the columns, to achieve the desired corner turning.

However, this method of corner-turning requires a very wide buffer store, which in turn requires a large number of memory components. For example, if 4-bit-wide RAM components are used, a total of 256 such components are required to provide a 1 K-bit wide store.

The object of the present invention is to alleviate this problem so as to reduce the required number of memory components.

Summary of the invention

According to the invention there is provided data reorganisation apparatus comprising:

- (a) a buffer store having a width equal to $p \times q$ bit positions, these positions being logically arranged in rows and columns with p bits per row and q bits per column,
- (b) multiplexing means for receiving a succession of input data words each of $n \times p$ bits and converting these into a succession of p -bit groups at n times the clock rate of the input words,
- (c) input means for writing each p -bit group into a selected row of bit positions in the buffer store,
- (d) output means for reading a succession of q -bit groups from selected columns of bit positions in the buffer store, and
- (e) demultiplexing means for assembling the q -bit groups read from the buffer store into $m \times q$ -bit words one m th the clock rate of the q -bit groups, wherein p, q, n and m are all integers greater than one.

It can be seen that the apparatus in accordance with the invention handles input and output words of $n \times p$ and $m \times q$ bits respectively, using a buffer store which is only $p \times q$ bits wide. In comparison, the basic corner-turning arrangement described above would require a buffer store of width $n \times p \times m \times q$. In other

words, the invention reduces the required width of the buffer by a factor of $n \times m$, with a corresponding saving in the number of components.

This saving is achieved by increasing the clock rate at which the buffer operates relative to the input and output clock rates: the buffer must operate n times faster than the input data when writing to the buffer, m times faster than the output data when reading. However, this is in general a favourable trade-off since the speed of the buffer increases only linearly with n (or m) whereas the width of the buffer decreases as the product $n \times m$.

For example, in a particular embodiment of the invention to be described below, the apparatus handles input and output data words of 32 bits, using a buffer store 64 bits wide; that is, $p = q = 8$ and $n = m = 4$ in this case, the width of the buffer store is reduced by a factor of 16 compared with the basic arrangement described above, whereas the speed of the buffer is increased by a factor of four.

One data re-organisation apparatus in accordance with the invention will now be described by way of example with reference to the accompanying drawings.

Brief description of the drawings

Figure 1 is a block diagram of apparatus for processing image data, including a data reorganisation unit in accordance with the invention.

Figures 2, 3 and 4 show the data re-organisation unit in detail.

Figure 5 is a schematic diagram showing the logical address space of the data re-organisation unit.

Figure 6 illustrates a modification of part of the re-organisation unit.

Description of an embodiment of the invention

Fig. 1 shows apparatus for processing image data. The apparatus includes an array processor 10, consisting of 1024 processing elements (PE) connected together in rows and columns to form a 32×32 array. All 1024 processing elements are operable in parallel, under control of a single stream of control signals from a common control unit (not shown). Each processing element contains a single-bit arithmetic and logic unit and has a $16K \times 1$ bit memory. The memories in the array processor form a three-dimensional store, having 16K individually addressable planes, each plane consisting of an array of 32×32 bits, one in each PE. Any selected plane can be read out, over a 32-bit highway 11.

Details of the array processor 10 form no part of the present invention and so will not be described further. The array processor 10 may, for example, be similar to that described in U.S.

Patent No. 3, 979,728.

Input data for the array processor 10 can be supplied by a video input device 12, such as a camera, and output data from the array processor can be fed to a video display device 13.

The video input and output devices handle the image data in the form of a series of video frames. Each frame consists of 1024 horizontal scan lines, each line containing 1024 picture elements (pixels). Each pixel may be encoded as a single bit (for black-and-white images) or as a plurality of bits (for grey-scale or colour images). For simplicity, only the black-and-white case will be considered here; it will be appreciated by those skilled in the art that the invention is equally applicable to the processing of grey-scale or colour images.

For the purpose of processing, each frame is divided into a plurality of sub-frames, each of which consists of an array of 32 x 32 pixels. Each of those sub-frames can therefore be mapped directly on to the 32 X array of processing elements PE, with one pixel per processing element. Successive sub-frames are stored in successive memory planes in the array processor, allowing it to operate on any part of the image as required.

Input data from the video input device 12 to the array processor 10, and output data from the processor to the video display device 13, pass through a data re-organisation unit 14. This re-organises the data as will be described so as to convert it between the scan-line format required by the video devices, and the sub-frame format required by the array processor.

Data re-organisation unit

Referring to Fig. 2, this shows the data re-organisation unit 14 in detail.

The unit comprises two buffer stores 20,21 which are used alternately for reading and writing, so as to provide a double buffer arrangement. The buffers are controlled by a selection signal SEL so that when SEL = 1, buffer 20 is selected for writing and buffer 21 for reading, and when SEL = 0, buffer 20 is used for reading and buffer 21 for writing.

Each buffer 20,21 consists of sixteen random-access memory (RAM) components 22. Each RAM 22 contains 512 individually addressable locations and has four bit positions, i.e. each location contains four bits which can be written or read in parallel. In other words, each RAM is four bits wide, and therefore each buffer 20,21 has an overall width of $16 \times 4 = 64$ bit positions. These 64 bit positions are logically organised as shown as square array having eight rows and eight columns. All the RAMs in the buffer 20 are addressed in parallel by a nine-bit address AO-A8 which selects one of the 512 locations in each RAM. Similarly, the buffer 21 is addressed by a nine-bit address A'0-A'8.

The data re-organisation unit 14 receives input data words on a 32-bit wide path 23, from either the array processor 10 or the video input device 12. These words are multiplexed down to an 8-bit wide path 24, by means of a multiplexing switch 25. The path 24 therefore carries a stream of eight-bit bytes at a clock rate four times that of the input data words. This path is connected in parallel to both buffers 20,21.

Buffer 20 has a decoder 26 which is enabled when SEL = 1, i.e. when this buffer is selected for writing. Similarly, buffer 21 has a decoder 27 which is enabled when SEL = 0. The currently enabled decoder 26 or 27 decodes three control bits WO, W1, W2 to produce a write enable signal which selects one row of bit positions in the associated buffer (e.g. the row indicated by X---X in Fig. 2). This causes the input data byte on path 24 to be written into the selected row.

Referring now to Fig. 3, reading from the buffers 20,21 is controlled by three bits SO, S1, S2.

Bit S2 is decoded along with the selection signal SEL in a decoder 30 to produce one of four output enable signals OE1-OE4 as follows:

SEL S2 Output 0 1 OE1 0 1 OE2 1 0 OE3 1 1 OE4

The signals OE1 and OE2 are connected to the output enable terminals of the two columns of RAMs in buffer 20, and the signals OE3 and OE4 are connected to the output enable terminals of the two columns of RAMs in buffer 21. The data outputs of the RAMs are connected to eight 4:1 switches 31, controlled by the bits SO, S1. These switches select one bit position from each RAM.

Thus, it can be seen that SEL selects one of the buffers 20,21 for reading, S2 selects one column of RAM within that buffer, and SO, S1 select one column of bit positions (such as that represented by X---X in Fig. 3) from the selected column of RAMs. The bits are read out on an 8-bit output path 32.

The path 32 is connected in parallel to the data inputs of four 8-bit registers 33. These registers are clocked in turn by signals from a decoder 34, so as to assemble each group of four successive bytes into a 32-bit word. In other words, the registers 33 demultiplex the data, converting it from a succession of 8-bit bytes into 32-bit words at one quarter of the clock rate of the bytes. The output of the registers 33 is fed either to the video display 13 or to the array processor 10.

Referring now to Fig. 4, the buffers 20,21 are controlled by two 12-bit counters 40,41. The bits of each counter are numbered 0-11 where bit 0 is the least significant bit.

Bits 2,3,4,5,6,10,11 of counter 40 supply a write address WAO-WA8, while bits 7,8,9 supply the control signals WO,W1,W2. Similarly, bits 2,3,4,5,6,10,11,0,1 of counter 41 supply a read address RAO-RA8, while bits 7,8,9 supply the control signals SO,S1,S2.

The read and write addresses are connected to the inputs of a switching circuit 42, which is controlled by the signals SEL. When SEL = 1, the switching circuit takes the positions as shown, so that the address A'0-A'8 for buffer 20 is supplied by the write address WAO-WA8 while the address A'0-A'8 for buffer 21 is supplied by the read address RAO-RA8. When SEL = 0 the circuit 42 is switched over so that these connections are reversed.

Bits WA5,WA6 also provide the control for the multiplexing switch 25 (Fig. 2) and bits RA7,RA8 provide the control for the demultiplexing registers 33 by way of decoder 34 (Fig. 3).

The counter 40 is incremented by a clock signal C.IN which has a frequency equal to four times the input data word rate. Similarly, the counter 41 is incremented by a clock signal C.OUT at a frequency four times the desired output data word rate.

When the counter 40 reaches its maximum count value (all ones) it stops and produces a signal FULL which indicates that the buffer which is currently being used for writing is now full.

Similarly, when the counter 41 reaches its maximum count value, it stops and produces a signal EMPTY which indicates that the buffer which is currently being used for reading is now empty.

When both these signals are true, an AND gate 43 is enabled, and this switches a bistable circuit 44 into opposite state so as to complement the value of SEL. This reverses the roles of the two buffers so that the buffer which has just been written to is now selected for reading the vice versa.

The AND gate 43 also produces a LOAD signal which causes preset values from two five-bit registers 45,46 to be loaded into bits 7-11 of the respective counters 40,41, the remaining bits 0-6 being reset to zero. These preset values allow the re-organisation unit to handle words of different sizes if required. For handling 32-bit input and output words, both the preset values are zero; for smaller word sizes, they are non-zero values.

Operation

It can be seen that each buffer 20,21 contains a total of 32K bits (i.e. 16 RAMs each with 512 x 4 bits). The bits are regarded as being logically arranged in a 32 X 32 X 32 cube as shown in Fig. 5. (This Figure relates to the buffer 20; buffer 21 is similar except that it has address bits A'0-A'8 instead of A0-A8).

As shown, the x-dimension of this address space is addressed by bits SO,S1,S2,A5,A6, where bits A5,A6 specify one of four vertical layers, and bits SO,S1,S2 specify one vertical plane of bits within this layer. The y-dimension is addressed by bits A0-A4. The z-dimension is addressed by bits WO,W1,W2,A7,A8.

where bits A7,A8 specify one of four horizontal layers, and bits W0,W1 ,W2 specify one horizontal bit plane within this layer.

When writing data into buffer 20, each byte is written horizontally in this address space, parallel to the x axis, into a location specified by AO-A8 and WO-W2. As can be seen from Fig.

4, when writing to the buffer 20, bits A5,A6 come from the least significant end of counter 40, bits AO-A4 from the middle, and bits WO,W1,W2,A7,A8 from the most significant end. Thus, the bits A5,A6 are incremented for each byte, so that successive bytes are written into successive byte locations along the direction of the x-axis. A complete 32-bit word is therefore written along a row parallel to the x-axis. The bits AO-A4 are incremented for each word, so that successive words are written into successive rows in direction of the y-axis. A complete 32 X 32 plane of data is therefore built up parallel to the x-y plane. Successive data planes are written in the direction of the z-axis, as the bits WO,W1,W2,A7,A8 are incremented.

When reading from the buffer 20, each byte is written vertically, parallel to the z-axis, into a location specified by the bits AO-A8 and SO-S2. As seen from Fig. 4, when reading from the buffer, the bits A7,A8 are derived from the least significant end of the counter 41, bits AO-A4 from the middle, and bits SO,S1,S2,A5,A6 from the most significant end. Thus, the bits A7,A8 are incremented for each byte, so that successive bytes are read from successive byte locations along the direction of the z-axis. A complete 32-bit word is therefore read from a column parallel to the z-axis. The bits AO-A4 are incremented for each word so that successive words are read out from successive columns in the direction of the y-axis. In this way, a complete plane of data parallel to the y-z plane is read out. Successive data planes in the direction of the x-axis are read out as the bits SO,S1,S2,A5 and A6 are incremented.

In summary, data is written into the buffer as a sequence of planes parallel to the x-y plane, and is then read out as a sequence of planes parallel to the y-z plane (i.e. at right angles to the first planes). This enables the buffer to act as a corner-turning buffer for re-organising data.

In the system shown in Fig. 1, data from the array processor 10 is received by the buffer in sub-frame order, and successive sub-frames are therefore written into the buffer in successive x-y planes. When the buffer is full, it contains a complete row of sub-frames, consisting of 32 complete scan lines. The data is then read out of successive y-z planes. Each of these planes contains the 1024 bits making up a single scan line. Thus the output data is in the correct order for feeding to the video display 13. The operation of the buffer is similar for data passing between the video input device 12 and the array processor 10.

Variable sequence generator

The arrangement described above may be modified by replacing the counters 40,41 and the switch 432 by a pair of variable address sequence generators, one for each buffer. Fig. 6 shows the generator for buffer 20; that for buffer 21 is identical except that it is controlled by the inverse of SEL, and produces the address bits A'O-A'8 instead of AO-A8.

The variable sequence generator comprises a programmable read-only memory (PROM) 60 and two counters 61,62 which produce two five-bit counts A and B. The PROM has 512 individually addressable locations, each of which holds six bits, providing six output signals X,D,C,AE,BE and F. Bits C and D provide two single-bit counts which can be combined to act as a two count. Bit X acts as the carry-out for the two-bit count. Bits AE and BE are connected to the enable input EN of the counters 61,62 so that whenever one of those bits is true the corresponding count A or B is incremented at the next clock beat. Bit F provides an output signal FINISH indicating the end of the address sequence.

The sequence generator receives a 12-bit preset start address from a register 63. This controls the length of the generated address sequence, in the same way as registers 45,46 in Fig. 4.

The generator also receives a 5-bit sequence number SEQ which selects a particular sequence.

The PROM 60 is addressed by a nine-bit address. The first two bits C',D' of this address are supplied by two-way switch 64 controlled by bit X. When X = 0, the switch is in the position shown and hence selects bits C,D. When X = 1, the switch is set into the opposite position and therefore selects two preset bits from the register 63. The next two address bits are supplied by carry out signals AC, BC from the counters 62. The remaining five address bits are supplied by the sequence number SEQ.

The carry-out signals AC, BC are also fed to the load terminals LD of the respective counters 61,62 so that whenever one of these counters overflows, it is reloaded with preset bits from the register 63.

It can be seen that the sequence generator provides two five-bit counts A,B and two single bit counts C and D. By suitable programming the PROM 60, these four counts can be assembled in various different ways to form a single 12-bit count. For example, it may be desired to assemble the counts in the order A,D,C,B where A provides the least significant 5 bits of the 12-bit count and B provides the most significant five bits.

This count sequence can be achieved by programming the first 16 locations of the PROM 60 as shown in Table I below.

TABLE I

Inputs Outputs

AC	BC	C'	D'	AE	BE	C	D	X	F
0	0	0	0	1	0	0	0	0	0
0	0	1	0	0	0	0	0	0	1
0	1	0	0	0	0	0	0	0	1
0	1	1	0	0	0	0	0	0	1
1	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	1
1	0	1	0	0	0	0	0	0	1
1	0	1	1	0	0	0	0	0	1
1	1	0	0	0	0	0	0	0	1
1	1	0	1	0	0	0	0	0	1
1	1	1	0	0	0	0	0	0	1
1	1	1	1	0	0	0	0	0	1
1	1	1	1	1	0	0	0	0	1
1	1	1	1	1	1	0	0	0	1
1	1	1	1	1	1	1	0	0	1

It can be seen that the output AE is always equal to 1. Hence, the counter 61 is always enabled so that count A is incremented at each clock beat. This is necessary since count A represents the least significant bits of the count sequence.

When count A overflows, AC is true and it can be seen from Table I that this causes the value of D to reverse i.e. each location with AC = 1 has D equal to the complement of D'. Similarly, if both AC and D are true, then the value of C is reversed. The effect of this is to cause the two bits C,D to step through the count sequence 00,01,10,11; i.e. the bits C,D provide a two-bit count driven by the carry-out of count A.

When AC, C' and D' are all true, the output signal BE is produced, and this causes count B to be incremented. Also, the signal X is produced, which causes the signals C',D' to be selected from the preset inputs, rather than from C and D; this causes the count C,D to be re-initialised at the specified preset value.

When AC, BC, C' and D' are all true, the output signal F is produced, indicating the end of the sequence.

Referring again to Fig. 6, this also shows the way in which the address bits AO-A8 for the buffer 20 are derived from the output of the sequence generator. Address bits AO-A4 are obtained from the counter 61. Address bits A5,A6 and A7,A8 are selected by switches 65,66, both of which are controlled by the signal SEL. When SEL = 1, the switches are set in the position shown, so that A5 and A6 are supplied by C and D, and A7,A8 are supplied by the two least significant bits of counter 61. When SEL = 0, the switches 65,66 are set into the opposite position, so that A5,A6 now come from counter 61 and A7,A8 are supplied by C and D. The three most significant bits of counter 61 provide the bits WO,W1,W2 and SO,S1,S2.

It will be appreciated that many other modifications to the system described above may be made without departing from the scope of the invention. For example, the buffers 20,21 may be organised at 16 X 4 arrays of bit positions instead of as 8 X 8 arrays. This would allow higher rates of data transfer into (or out of) the buffers than in the opposite direction.

Data supplied from the *esp@cenet* database - Worldwide

Claims of GB2160685

CLAIMS

1. Data reorganisation apparatus comprising:
 - (a) a buffer store having a width equal to $p \times q$ bit positions, these positions being logically arranged in rows and columns with p bits per row and q bits per column,
 - (b) multiplexing means for receiving a succession of input data words each of $n \times p$ bits and converting these into a succession of p -bit groups at n times the clock rate of the input words,
 - (c) input means for writing each p -bit group into a selected row of bit positions in the buffer store,
 - (d) output means for reading a succession of q -bit groups from selected columns of bit positions in the buffer store, and
 - (e) demultiplexing means for assembling the q -bit groups read from the buffer store into $m \times q$ -bit word one m th the clock rate of the q -bit groups, where p, q, n and m are all integers greater than one.
2. Apparatus according to Claim 1 wherein the buffer store comprises a plurality of random access memory (RAM) components each having a plurality of addressable locations and each location containing a plurality of bits which can be accessed in parallel, wherein the number of RAM components times the number of bits in each RAM location equals pxq .
3. Apparatus according to Claim 2 wherein all the RAM components in the buffer are addressed in parallel so as to select a corresponding location in each RAM component.
4. Apparatus according to Claim 3 including means for generating a write address, means for generating read address, and switching means for selectively applying either the write address or the read address to the RAM components in the buffer.
5. Apparatus according to Claim 4 wherein said multiplexing means is controlled by a predetermined portion of said write address.
6. Apparatus according to Claim 4 or 5 wherein said demultiplexing means is controlled by a predetermined portion of said read address.
7. Apparatus according to any one of Claims 4 to 6 wherein the means for generating the write address comprises a first counter, predetermined bits of which provide said write address, and further bits of which provide a control signal for selecting the row of bit positions into which the p -bit group is to be written.
8. Apparatus according to Claim 7 wherein the means for generating the read address comprises a second counter, predetermined bits of which provide said read address, and further bits of which provide a control signal for selecting the column of bit positions from which the q -bit group is to be read.

9. Apparatus according to any preceding Claim including a second buffer store which operates in conjunction with the first-mentioned buffer store to provide a double buffer arrangement in which data is written into the first buffer while it is being read from the second and vice versa.
10. Apparatus according to Claim 9 when dependent upon Claim 4 wherein said switching means is operable to apply the write address to either buffer store and to apply the read address to the other buffer store.
11. Apparatus according to Claim 10 including means for operating the switching means so as to reverse the application of the read and write addresses to the buffer stores upon detecting that a predetermined number of p-bit groups has been written into the buffer store currently addressed by the write address and a predetermined number of q-bit groups has been read from the other buffer store.
12. Data reorganisation apparatus substantially as hereinbefore described with reference to Figs. 2 to 4 of the accompanying drawings.
13. Data reorganisation apparatus substantially as hereinbefore described with reference to Figs. 2,3 and 5 of the accompanying drawings.
14. Image processing apparatus comprising
- (a) means for processing image data in sub-frame order,
 - (b) means for displaying image data in scan-line order, and
 - (c) data reorganisation apparatus according to any preceding claim, connected between the processing means and the displaying means, for converting between said sub-frame and said scan-line order for display.

Data supplied from the *esp@cenet* database - Worldwide